# OWNER'S MANUAL Model 7720 Parallel Interface



CALIFORNIA COMPUTER SYSTEMS

APPLE II\*\* PARALLEL INTERFACE

MODEL 7720

OWNER'S MANUAL

89000-07720 REV D . Copyright 1980

California Computer Systems 250 Caribbean Drive Sunnyvale, CA 94086 USA

# TABLE OF CONTENTS

CHAPT	TER 1	THEORY OF OPERATION	
1.1		PIA Processor Interface Section Peripheral Sections PROGRAM MEMORY	4 /
CHAPT 2.1 2.2 2.3 CHAPT	ER 2 SETUP FOI CARD INS CHECKOUT 2.3.1 R 2.3.2 R 2.3.3 P	INSTALLATION AND CHECK-OUT R THE PERIPHERAL TALLATION OM Test AM Test arallel Data Loop Test	2 <b>-</b> 1
		SOFTWARE/FIRMWARE عبر	
12345678 333333333	REGISTER PIA COMM/ PIA STATI PORT PROJ INPUT/OUT SCRATCHP/ WRITING STANDARD	ADDRESSES ANDS US GRAMMINĠ TPUT HANDLERS AD MEMORY THE DRIVER DRIVER LISTING	3-2 3-3 3-4 3-5 3-8 3-9
CHAPT	ER 4	OPERATION	
4.1 4.2 4.3 4.4 4.5	4.2.2 Lo INPUT OUTPUT DEFAULT F 4.5.1 PI 4.5.2 Li	ENERATION DRIVER LOADING irect Commands oading the program PARAMETERS IA operating mode ines Per Page haracters Per Line	4-4 4-5 4-7 4-7
CHAPTI	ER 5	TECHNICAL INFORMATION	
55555555555555555555555555555555555555	PARTS BRE	ATIONS C/LOGIC DIAGRAM ST EAKDOWN ECHOPLEX CONNECTOR I/O CONNECTOR PINOUT MENSIONS	5 <b>-</b> 4 5 <b>-</b> 5
APPEN		INTERFACING THE CENTRONICS PRIN	
APPEN	DIX B	LIMITED WARRANTY	

APPLE II™ is a trademark of APPLE COMPUTER INC.

#### GREETINGS

and welcome to the world of parallel interfaces. With the CCS 7720 Parallel Interface board, you have the means to interface to your APPLE II computer a variety of peripheral devices, such as printers, paper tape equipment, or even another computer.

Before you rush off and start plugging into high-speed peripherals, take time to study this manual and the manuals of the devices you want to interface to your computer. Once you feel comfortable with the hardware and software needs of each, plug them in, program the interface, and then have fun using the additional capability of your computer.

NOTE: The CCS Parallel Interface comes in two versions, the 7720A and the 7720B. The 7720A ROMs provide a standard I/O driver, while the 7720B ROMs provide a special driver for the Centronics printer. Otherwise the 7720A and the 7720B are identical. Special instructions regarding the 7720B are given in this manual when necessary.

#### CHAPTER 1

# THEORY OF OPERATION

There are two major types of peripheral interfaces: serial parallel. Serial interfaces transfer information to and from the peripherals as streams of binary digits (bits), one bit at a time. This form of information transfer requires a minimum number of data paths (sometimes only wires), but is usually limited to transfer slow-to-moderate Typical rates vary from a few hundred to thousand bits per second. several Parallel interfaces, on the other hand, use multiple data , paths, transferring many bit streams simultaneously. Though more data, paths (i.e., wires) are required, moderate to very high data transfer rates possible with parallel interfaces. Rates well in excess ofone million bits per second are routinely achieved.

In spite of their differences. serial and parallel interfaces have at least one characteristic in common. Both require control signals to tell the unit at one end of the data path what the unit at the other end is doing. These "handshake" signals signify such things as "I'm busy; wait a bit." "I've got the data you requested; take it," or "I've got it; get me some more." Many of these signals are very general in nature and therefore apply to almost all peripherals you can hook up to your computer. This signal generality, plus the fact that peripheral manufacturers cannot afford to design a unique interface for each computer which might interface with their product, led to the development of general-purpose interface chips such as the 6821 Peripheral Interface Adapter (PIA).

#### 1.1 THE 6821 PIA

The PIA integrated circuit is the heart of the 7720A interface. It provides the necessary compatibility between your computer's I/O Connectors and two 8-bit parallel busses to the outside world. It also provides the handshaking signals which make everything work together correctly.

The 6851 PIA chip can be divided functionally into three sections. The processor interface section contains the chip selection and control logic as well as the data bus drivers and receivers the computer's for interface with Peripheral 1/0 conectors. Peripheral sections A and B are almost alike and contain all of the necessary storage and control logic interfacing with a broad range peripheral devices. The operation of each of these sections will be discussed in turn.

# 1.1.1 Processor Interface Section

The logic in this section provides control for the unit (CSO, CS1, -CS2), register selection (RSO, RS1). read/write selection (R/W), processor interrupt (-IRQA, -IRQB), register reset (-RES), and timing (E). It contains the drivers and receivers for the eight bi-directional data lines to the processor (DO- D7). The PIA has, however, a limited ability to drive the data lines of the computer. Therefore, to ensure that data is successfully passed to and from the computer and the PIA, a bi-directional line driver (the 8304) has been placed between them. chip can drive the bus with sufficient power to allow good data transfer. In doing so, however, the

chip consumes a significant portion of your computer's power supply. Since it is used only for brief periods of time, a power-down feature has been provided. A transistor and associated circuitry monitor the device select line from the computer (-DEVICE SELECT). When -DEVICE SELECT (Pin 41) becomes active (low), the transistor turns power on for the 8304. When Pin 41 goes inactive (high), the transistor removes the power from the 8304. The power conservation feature will become more and more important to you as you add components to your system.

Because the APPLE II provides the logic to decode peripheral addresses and trigger -DEVICE SELECT to appropriate peripheral I/O connector, on-board device decodina necessary. Therefore. the 7720 Interface board ties -DEVICE SELECT directly to -CS2 of the PIA. CSO and CS1 are permanently enabled When the PIA is selected, the R/-W line is used to select between the read and write modes. R/-W is also used by the 8304 to determine the direction of data flow between the PIA and the computer.

The interrupt arbitration logic is just one link in the interrupt daisy chain. The entire daisy chain prioritizes peripheral-generated interrupts to ensure that only one device interrupts the computer at a

When the 7720 wants service from the processor, it issues an interrupt request through -IRQA or -IRQB. If no higher-priority interrupts are progress (i.e., if connecter pin 28 is high), an interrupt request is issued to the computer through connecter pin 30. At the same time, a low signal sent through pin 23 tells all lower-priority devices that an interrupt is in progress and that they will have to hold off. When the PIA is serviced it will remove its interrupt request, letting the daisy chain signal go high again. Note that the highest priority device resides in peripheral slot 1, and the lowest in slot 7. Slot 0 does not support the daisy chain. Empty slots between cards break the daisy chain.

The -RESET line from the peripheral connector ties to -RES (pin 34) of the PIA. When -RES goes active (low), all of the PIA register bits are reset to logical zero. The -RESET line goes active every time you hit the Reset key on your computer's keyboard. Remember that after each time you hit Reset you have to reinitialize, the interface before you can continue using it.

The PIA's timing is controlled by the phase 0 clock through PIA pin 25, Enable (E). This timing signal is used for many functions, including the strobing of data into various registers in the peripheral sections.

The last two signals within the processor section (RSO, RS1) are used in the PIA for register selection. These pins are connected to the two low-order Address lines at the peripheral 1/0 connector. Use of these lines will be discussed in some detail in the software. programming section below.

# 1.1.2 Peripheral Sections

The PIA has two nearly-identical sections (A and B) for interfacing to vour peripherals. Each section is made up of an eight-bit bi-directional data bus, two control lines, and three registers. The data bus is the parallel data transfer path, while the control lines are the handshaking signal lines between the interface and peripheral. The operation of each of these elements is closely tied to the three types of registers in each section. One of these registers, the Output Register (OR), is used as temporary storage for data transferred from the processor to the peripheral device (output). A second register is the Data Direction Register (DDR), which is used to condition each individual data line as either input or output. A logic one (1) in any specific the DDR defines the corresponding peripheral data line to be

an output line, while a zero (0) specifies the corresponding line to be an input. Thus, if we wanted to define all the data lines as input, we would place a \$00 in the Similarly, a \$FF in the DDR conditions all peripheral data lines to be outputs. If we wanted the four high-order data be inputs and the four †0 low-order data lines to be outputs, we would put a \$OF in the DDR, and so on.

register The last in each peripheral section is a Control Register (CR). This is the one that gives the PIA its versatility. For instance, one bit in the CR controls whether the computer talks to the OR or the DDR. both of which are on a "party line" (sharing the same address.) The CR controls when and under what conditions interrupt requests to your computer are sent or inhibited. A look at what each CR bit means is presented in Section III of this manual.

# 1.2 CONTROL PROGRAM MEMORY

The APPLE II dedicates 256 bytes of memory space for each peripheral connector. This is enough space for most interface-unique software Standard controller firmware for the 7720 is provided on two 256x4 ROMs, which come in two versions. The 7720A ROMs contain a standard driver; the 7720B ROMs contain a special driver for Centronics printers. The B ROMs are available sepatarely (CCS part no. 00000-7620B) for 7720A owners who wish to add Centronics interface capability to their systems.

Should you prefer to develop your own controller firmware, this board allows you to install two Random Access Memories. CCS offers a RAM-Pak to support this feature. If RAMs are used, the memory power-down feature must be disabled and the R/-W control line enabled to these RAMs. This is done by installing one jumper wire on the interface card. With the RAMs, you can develop and thoroughly test your controller program before committing it to ROMs.

## CHAPTER 2

INSTALLATION AND CHECK-OUT

# 2.1 SETUP FOR THE PERIPHERAL

To make your terminal, interface, and computer work as a unit, several things must be set on the terminal. For instance, if your terminal allows you to select between half duplex and full duplex operation, select the FULL DUPLEX mode. Your computer's firmware expects full duplex keyboard/display. What this means is that the computer, after receiving a character from the keyboard, sends it back to the display. This "echo" feature allows quick verification that the computer received what you wanted it to. When a terminal is in a half duplex mode, on the other hand, it

will display the character when it is typed in. Then, when the computer echoes, the character will be displayed a second time. For example, if you type in "RUN" with the terminal in the half duplex mode, you will see "RRUUNN" on the display.

Next, you must provide for Line Feed. Your computer does not generate Line Feed control characters. It expects your terminal to do this each time a Carriage Return (Control D) is sent. If your terminal has an Auto Line Feed option, use it. If not, the interface driver software will have to be programmed to do it. The driver listing in Chapter all shows one way to program a Line Feed after every Carriage Return.

The computer expects all alphabetic characters to be upper case. If the terminal has an Upper Case Only option, use it. Of course, the driver firmware can be programmed to convert all lower-case characters to upper case. One way to do this is also shown in the driver listing.

The PIA will neither generate nor check character parity for you. In most cases, parity checks are both unneeded and unwanted. Should your peripheral require parity bits, the driver software will have to be programmed to provide them.

Parallel interfaces have no guiding standard that defines the connector types or pin assignments for the interconnecting cable. Because of this, you will need to prepare your own custom signal cable. Consult both your peripheral manual and Chapter 5 of this manual to obtain sufficient information to design and build this cable.

Caution 1 5 th advised in the preparation of this cable. Parallel interfaces, unlike serial interfaces. require that special attention be given to data line length in order to avoid a problem with "data skew." Data skew is the situation in which n (8, in our case) bits of data, sent simultaneously. arrive at their destination significantly different times. This problem can be caused by unequal data path (wire) lengths, as well as by such things as differences in line-driving capacity and cross-coupling between data paths. To help avoid data skew, the length of the parallel lines between the 7720 Interface board and the device you are connecting to it should be kept to four feet or less. Lengths greater than this, though thev often work satisfactorily, may cause problems.

#### 2.2 CARD INSTALLATION

Now let's go back to the interface card and put it into the computer. First install the back panel connector cable onto the card. You must align pin 1 of the cable connector with pin 1 of J2, the mating connector on the board. Pin 1 on the cable connector can be identified by the outside colored strip on the cable or by a triangular mark or other type tick on the dual 13-pin connector. Pin 1 of J2 is marked on the board. When all the pins are properly aligned. push down firmly on the connector until you can no longer see the metal connector pins. Next gently fold the ribbon cable at a 45 degree angle towards the ROMs/RAMs. Crease the fold only slightly; too much crease might fatigue and break the wires in the ribbon. Now gently fold the ribbon back under itself. The slack in the cable is needed for strain relief. Note that the back panel connector points to the right of the board. Your card is now ready to be inserted into the computer.

Now place the computer directly in front of you. Remove the top cover by laying the palms of your hands on back edge of the computer, with your fingers hanging over the rear. your fingers around the rear edge until you feel the ridge at your fingertips. Gently but firmly pry up until you hear two distinct pops. Don't lift the cover anv further: slide it to the rear to remove it from the computer. Toward the inside rear of the computer, you will see eight 50-pin connecters. are numbered 1 through 7 from left to right. Place the CCS Parallel Interface card into any of these connectors except #0, the leftmost; it is reserved for other use. We suggest you use slot #2. if it isn't already occupied. Insert the card by holding it and the cable so that the component side of the card is to the right and the cable connector is to the rear. Align the card edge into the chosen connector; then gently push the card edge down until it is firmly seated. Now slide the cable connector through the nearest back-panel slot, and replace the cover on the computer. Plug one end of your signal cable to the external connector and the other end to the appropriate place on your peripheral. Finally, plug in the line power cord, and you're ready to test the interface.

#### 2.3 CHECKOUT

The best test for any computer hardware is everyday use. There are a two tests you should perform first, though, to become confident that the interface will really work. One tests the on-board memory, the other the PIA itself. Two memory tests are listed below. Which one you use depends on the type of memory you are using. If you are using the 7720 as shipped, you have ROMs on-board, not RAMs. Use the ROM test below. If you have installed RAMs in place of the ROMs, use the RAM test.

For these tests we have assumed that the 7720 is in slot #2. If you put it in a different slot, you will need to modify the tests accordingly.

#### 2.3.1 ROM Test

This test displays the contents of the ROMs on the TV screen. You can compare the display with the ROM program listing. This verifies that the ROMs are properly installed and can be read by the computer.

NOTE: Your computer's disassembler can't recreate any assembler pseudo-operation codes, such as ORG or EQU. Occasionally, use of the ORG instruction may hide an instruction from the disassembler. For instance:

BCS \*
ORG \*-1
SEC

will disassemble as

BCS \*+\$38

Watch out for this kind of programming trick when you are comparing the listings. It is valid code, but may make you think you have bad ROMs. Programming tricks like this are used to save memory in tight situations.

#### Procedure:

a. Turn on and Reset your computer.

- b. Type in C200L (CR)
- c. Compare the listing to the TV display.
- d. When you run out of screen display, type in: L (CR).
- e. Repeat c. and d. until all 256 bytes of ROM are read.
- f. If problems result, compare the hexadecimal values of the memory locations. The ROMs may be reversed on the card. If this isn't the case, see your dealer.

#### 2.3.2 RAM Test

This test verifies that you can read and write to all locations of the controller RAMs. It copies a 256 byte segment of your system's firmware into the RAMs, then compares this copy to the original. Errors, if any, are displayed on the TV screen.

# Procedure:

- a. Turn on and Reset the computer.
- b. Type in C200<F000.F0FFM
  (CR)</pre>

c. Type in C200<F000.F0FFV (CR)

d. A \* should appear almost immediately on the screen if all is OK. If this does not occur and you have made sure that the RAM jumper is installed and the RAMs are properly seated, see your CCS dealer.

# 2.3.3 Parallel Data Loop Test.

This test checks out the PIA and the line drivers. It does this by sending out a known byte of data from one side of the PIA, looping it back to the other PIA section, reading the data, and comparing the result.

For the test, we need a "loop-back" test fixture. This may be made by taking a standard DB-25P plug that mates into the back panel connector and wiring all the signal lines together as shown in Section 5.5, page 5-6. This will allow the output data to be looped back into the PIA input section.

#### Procedure:

- a. With the power off, disconnect the signal cable from the back panel.
- b. Install the loop-back test fixture on the back panel connector.
- c. Turn on and Reset your computer.
- d. Type in COA1:00 (CR) to access the DDRA.
- e. Type in COA3:00 (CR) to access the DDRB.
- f. Type in COAO:00 24 FF 24 (CR) to complete initialization.
- g. Type in COA2:55 (CR) to write an alternate bit pattern to the PIA B side.
- h. Type in COAO (CR) to read the receive data from PIA A side.
- i. Compare to see if the data from h matches what was sent out in step g.
- j. Repeat steps g, h, and i using AA for the 55 in step g.

- k. Repeat steps g, h, and i using different data patterns until you are satisfied that the interface works.
- I. Experiment with different commands until you are comfortable with the working of of the PIA.
- m. If you have any problems, see your dealer.

After you have completed this test, turn off the power, disconnect the test fixture, and reconnect the peripheral. If you are using the programmed ROMs, you are ready to use the CCS Parallel Interface. If not, you are ready to start developing your controller software.

#### CHAPTER 3

#### INTERFACE SOFTWARE/FIRMWARE

The 7720 Parallel Interface is quite a versatile device. It gets its versatility by striking a balance between the hardware and its controlling software. The hardware takes care of most of the tasks which are unchanged regardless of use. The software is left to do what it does best, the performance of unique tasks. With this "personality" contained in the software, it is impossible to write one program which is everything to everybody. CCS offers two standard ROM-Paks which should meet most requirements. If neither ROM-Pak suits your needs, use the information in this chapter to write your own software.

#### 3.1 REGISTER ADDRESSES

Your computer dedicates 16 memory addresses to each of the peripheral connector slots (except slot #0) for the memory-mapped input or output. These 16 memory addresses are above and beyond the 256 dedicated program memory addresses. The I/O addresses are located at \$C0xy, where: x=8+n; n=10 the peripheral slot number  $\{1,2,\ldots,7\}$ ; and  $\{1,\ldots,\$E\}$ ,  $\{1,\ldots,\$E\}$ 

C0x0 = the A side data (direction) register;

COx1 (read) = the A side
status register;

C0x1 (write) = the A side command register;

C0x2 = the B side data (direction) register;

C0x3 (read) = the B side status register;

C0x3 (write) = the B side command register.

#### 3.2 PIA COMMANDS

SOFTWARE

The PIA functions are controlled by a command byte. Bits 0-2 have individual meanings, while bits 3-5 form a three-bit code.

Bit 0 = 0 No interrupts from this side = 1 Interrupt if Status Bit 7 set

Bit 1 = 0 CA(B)1 low sets Status Bit 7 = 1 CA(B)1 high sets Status Bit 7

Bit 2 = 0 Enable Data Direction Register = 1 Enable Peripheral Register

The next four commands program CA(B)2 as an Interrupt Input.

Bits 543

 $0 \times 0$  No interrupt

0x1 Interrupt when Bit 6 is set.

00x CA(B)2 low sets Bit 6.

01x CA(B)2 high sets Bit 6.

The next three commands program CA2 as an output line. Note that they assume that PIA-A is an input port to the computer.

Bits 543

100 +BUSY signal: -READY FOR DATA.

101 -ACK strobe (1us pulse).

11y CA2 = y

The next three commands program CB2 as an output line. Note that they assume that PIA-B is an output port from the computer.

Bits 543

100 -DATA READY signal; made active by writing data into PIA-B Data Register.

101 -OUTPUT STROBE (1us pulse).

11y CB2 = y.

Note that if Command Bit 2 equals 0, the Data Direction Register may be accessed through the corresponding data port. This register establishes, on a line-by-line basis, whether a line will be an input or an output line. If you want a line to be used to input data, put a 0 into the corresponding Data Direction Register bit. If you want it to output, put in a 1.

# 3.3 PIA STATUS

In the command structure, note that handshake lines CA1, CA2, CB1, and CB2 cause status bits 6 and 7 to be set or reset. These two bits are read only; we cannot alter these two bits. They are the only true status bits. Status bits 0 to 5 will show us only the last written command.

# 3.4 PORT PROGRAMMING

In the standard drivers, the PIA's A side has been programmed for input and the B side for output. To set up the A side, a \$00 is loaded into the command register. This gives us access to DDR-A. Then a \$00 is loaded into DDR-A side to establish the A port as an input port. Finally, a ≈ 24 is loaded into the A side command register to set up the A side's operating mode. This command sets up the CA1 input line to load data into the PIA from the peripheral on a positive to negative transition. then goes high to tell the peripheral not to send any more data for a while and not to interrupt the computer. The computer will soon come around and read the status port. Since the CA1 caused status bit 7 to be set, the computer knows that data is waiting in the PIA's A side data register. The computer now reads the data, which in turn causes CA2 to go low, notifying the peripheral that it is free to send another byte of data.

The B side of the PIA is programmed in a similar manner. Here, though, the DDR-B is loaded with a \$FF to make the B side an output port. The relative roles of CB1 and CB2 change a little bit to account for the differences between input and output. CB1 is now used as a negative logic peripheral "READY FOR DATA" line. When the peripheral is

ready to accept another byte of data, it makes CA1 go negative. This causes the B side Status Bit 7 to be set. When the computer has an output character ready, it checks the status bit to find out if the peripheral is ready. Since it is, the computer then writes the character. to the B side data register. This write causes CB2 to go negative and at the same time resets the B side's Status Bit 7. When the peripheral detects that CB2 is low, it should make CB1 go high and grab the data. After the peripheral has done whatever it is going to do with the character it will make CB1 go low again, and the cycle repeats.

# 3.5 INPUT/OUTPUT HANDLERS

Your APPLE II locks at two Page Zero locations to find out where the current keyboard input and console output control programs are located. These locations are:

\$36-\$37: console output handler;

\$38-\$39: keyboard input handler.

Whenever you type in the BASIC command IN#n, the firmware writes \$00 in location \$38 and \$Cn in location \$39. The equivalent monitor command, n[Ctrl]K, does the same thing. This

makes an effective address of \$Cn00 for the input handler initialization Thus the next time any program. kevboard input is wanted. the initialization routine gets called. The initializer must set everything up and then pass control to the input routine to actually do the input. Part of the initializer's task is to change location \$38 to identify the input driver entry Then the next time input is wanted we can go straight to the input need to set routine. We do not everything up again. Likewise, when OUT#n (or n[Ctrl]P) is entered, location \$36 is set to 0 and \$37 set to \$Cn. On the first output, control is passed to output initialization. \$Cn00 for Location \$36 must then be set to match the output handler's entry point for all subsequent console output.

Your computer handles input and output on a byte-by-byte basis. The data is passed between the handler and the calling program through the accumulator (A register). Your input routine should leave the data in the accumulator when control is returned to the caller. In the output routine the handler can find the data in the accumulator.

The input and output routines will be called as subroutines. Control can be returned to the caller by issuing an "RTS" (Return from Subroutine)

instruction. Good programming practice says to save, upon entering a subroutine, all register contents, then to restore the register's original contents just before leaving the subroutine. (This does not apply to parameter-passing registers, of course.)

#### 3.6 SCRATCHPAD MEMORY

The video display refresh memory locations (addresses \$400 to \$7FF) use only the first 120 of every locations for the display data. left-over 64 addresses can be used for other purposes. Use them carefully and be sure to test your routines thoroughly, though. Some other programmer may have beaten you to them. Two sets of locations which are available include f(n+8) and f(n+8), where n is the slot number. For most programs, this should be enough space in which to save, for instance, the last issued PIA command, etc.

Although we do not need it in the standard programs, one other scratch location merits mention. Address \$07F8 is often used to hold the page address of the current console. The page address is \$CO + n, where n is the slot number of the active interface board.

#### 3.7 WRITING THE DRIVER

We now have enough information to program an easy remote console controller program. Our program will consist of three parts: initialization, input, and output. For initialization, we must:

- a. Save the registers
- b. Reset the PIA
- c. Give the PIA its proper command
- d. Set the proper input or output entry point
- e. Initialize any special pointers or counters
- f. Go to Step b of the appropriate routine, depending on whether input or output was wanted.

For input, we must:

- a. Save the registers
- b. Wait until the input data is ready
- c. Read the input data

- d. Do any special data
  conversion needed (set bit 7 =
  1, convert lower case to
  upper, etc.)
- e. Restore the registers
- f. Return to the caller.

For output, we must:

- a. Save the registers
- b. Do desired preprint control
  (tabs, etc.)
- c. Wait until the PIA can take more data
- d. Write the data to the PIA
- e. Do any postprint control (line/page control, insert line feed after carriage return, etc.)
- f. Restore the registers
- g. Return to the caller.

Several of the above tasks are common to all the routines. To stretch our 256 bytes of space as far as possible, we must make as much code as possible common to all of the routines. Since we cannot predict what absolute

addresses will contain this code, we cannot create any subroutine calls. This means that we must use relocatable This also means that code throughout. we cannot use any absolute addressing unless that absolute address is fixed and will always be there when we need it. Otherwise-unused status flags may be used to indicate which entry point we came in from. This allows us to make some code common to all routines, yet go to the right unique code streams when we need to. We use the V (overflow) flag to indicate whether we are initializing or not, and the Carry flag to indicate whether we are inputting or outputting. After the flags have served their purpose they can be reused to indicate such things as a tab in progress.

A listing of the standard 7720A controller follows. Study it carefully. It contains special line and page length features which were not explained above. Depending on your needs, you can use the program as it is, or write your own using ours as a point of departure.

	ě	54 line default 80 char/line default ASCII Back Space - 1 (for carry) ASCII Line Feed ASCII Form Feed ASCII Space ASCII Space Characters per line Characters per line Lines per page Tab column Location of output driver vector Location of Input driver vector
	tes	#####################################
	System Equates	
:	* Syst	MAXLN MAXCHR BKSP ENFD FF CARRET CPR CPL CPL CPL COM KSWL
		<b>V</b>

. Random number seed location	õ	$\circ$	^.	PIA-B Status port Time Killer routine Used to find the slot address	فغر		×.	Set V = 1	Clear the carry for output Always skip the next instruction	for In	Save the registers and status		Disable interrupts	1. 2
<del>еўе</del> 242 2 Шп	\$6F8-\$C0 \$778	\$778-\$0 \$0080		UALABTI CMDB \$FCA8 \$FFCB	( (	code	\$0000	RETURN	\$B0	•				
					-	common	ORG	B17	000 700 000	SEC SEC	ZT. ZXX	PHA	AH-	7
K.SWH RANDL	LOCASE	DATON	STATA STATA DATAB	CMUB STATB WALT RFTURN	**	- De * *	: *	INIT	OUTEP	INEP	COM			

CB FF 04

Put slot address on the stack Y=Slot Page Number Recover the output data (if any)	Restore the Stack Pointer Save the data on top of stack Get the Slot Page Number X=Slot Page Number (\$CN) Multiply by 16 to get \$NO (where N=Slot number)	Y=\$N0 Increment the Random Number Seed	Get the saved status codes	Routine 10, branch	Ф	first input or the first output g the IN#n or the PR#n commands. her input or output is wanted, opriate code to initialize that
RETURN \$100,X	<b>444</b> °	A RANDL COMA	RANDH	01	Initialization Routine	This code handles the first request after invoking the lt checks to see whether in then goes to the appropriation to the PIA.
PPPLTS PPPLTS PPPLTS	AAATTAA SOOR	AH-Œ NZZZ N-O∏	PLACI	PHA	itializati	is code had unest after the checks to mose to for the formal of the following the foll
			COMA	k		******
FF 01						
CB 00		4E 072	74 714	19		
000000 0000000000000000000000000000000	000404000 00040000	0 1 1 1 1 1 1 1	) О О О	48 20		
000000 000000 0000000 0000000000000000	00000000000000000000000000000000000000	0022 0023 0024	00028 00028 0028	002C 002C 002D	!	

Clear the initialization flag See if input is wanted No, branch for output init Maybe, make sure Branch if not Prepare access to DDR Set DDR-A for input Turn PIA on	Set normal input entry point Fall through next branch Normal output	, phys.	Get PIA-A status Isolate Receive Ready Bit Loop until data is ready Get rid of data on stack top Read the new data	Si Hou	Set normal output entry point	Set defaults Characters per line Lines per page
K SWL K SWL K SWH C O N N I T C M D A Y K S Z A A	#7 #7 KSWL OUT	le Ie	STATA, Y A INPUT DATAA, Y	DONA alization	#5 CSWL	#MAXCHR CPL #MAXLN LPP
COSSERVA STANTA	STA SEC BCC	Routine	BRCC PLA LUA LUA	BMI DONA Output Initializat	LDA STA	STA STA STA STA
t	<u> </u>	* Input	NPU a	** ud+n0	*OINIO	
	3		000000000000000000000000000000000000000			
2209448 2209448 2200944				78	36	28070
888 9000 8000 8000 8000 8000			0800A9			3888 2000 2000
00037 00037 00038 00038	00043 00043 00443 00443		00040 00040 00050 0050	0056	0058 0058	005C 005E 0060 0060

#0 Zero Counters LNCNT CHCNT,X CMDB,Y Enable DDR-B access #\$FF DATAB,Y #\$24. Normal control command CMDB,Y	ine e does the actual output of the data. It find the data for output on the top of the e the common code put it).	CHCNI,X See if tab wanted CHOUTA  Branch if no tab  #SPACE Space out to column Save on stack Retrieve character Resave it Save Tab Flag  #FF Check for form feed CRTLU Branch if not Restore tab flag LNCT Develop # lines LPP to end of page Insure no tab on form feed CRTLU Branch if not Restore to flag LPP to end of page Insure no tab on form feed AFS See if Control U  #FS See if Control U  CHCII Branch if so
S T S S S S S S S S S S S S S S S S S S	tin to to	OPECOAPET PAAASSPA BOBSSS-PET PAAASSPA BOBSSS-PET PAAASSPA
	* Output K * This rou * expects * stack (w	* OUT OUTA OUTA CRTLU
00 00 00 00 00 00		007
00 70 88 83 83 83 83		24 A A A A A A A A A A A A A A A A A A A
A A A A A A A A A A A A A A A A A A A		0.000 88888 0.000
00064 00066 00067 0007 0074 0074		00000000000000000000000000000000000000

and the routines **b**i+ progress er ctr! char Status count char sters Skip counter incremer Bump counter Reget tab flag Get PlA-B status Isolate Acceptor Statumit if not ready Get data for output Utput It tab Branch If tab Branch If self-gen ch Resave character See if line feed No, branch If eject in proget the line count Reset line count Reset line count Reset line count Reset line count No, branch Ves, adjust counter Yes, adjust counter Yes, adjust counter <u>~</u> ′0 regl by a the S യ്ഗ estore Ĺ DATAB,Y OUT LF #\$60 OUTB CHCNT,X STATB, Y #\$80 OUTC of the code ##LN FD BSC LNCN T LNCN T LNCN T LPP ON T MAKEL F #BK SP #BK SP Code Final Common This part (returns to CHCT: OUTB OUTC LFA BS \* \* \* \* \* 90 90 8 2 07 07 07 8770773748 1877007887878 18877880 82 CD 01 

Set the stack straight Modify A register value in stack to insure it is restored to the right value	Restore registers	Done! See [f a Carr Ret		and tab pointer Wait for print head to return	Make a line feed V=1 for self⊸gen character	ways branced of line	No, done Yes, get a Carriage Return Process it
	\$100,X	#6 000110	X NO HO	WASCO WALTO	#LNFD RETURN	OUTD CHCNT,X	DONE #CARRET SELF
P N N N N N N N N N N N N N N N N N N N	NT-T-T AKAYA AXAYA	RTS SBC F	STA	LOA JSRAA JSRAA	EDA BITA	PASS POS POS POS POS POS POS POS POS POS P	EBCBM-
DONE		S	CRA	1	MAKELF SELF	AUTOCR	
	01		90	FC	<del>Ц</del> .	90	
	00			\$202 \$202	CBS	91 21 21	80 EF
68 E88 E88 E88	0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	0 0 0 0	32	2000 2000 2000	300 A	CBB	30 00 00 00
000CF 000D0 000D1 000D2	00000000000000000000000000000000000000	0000	F 7	0000 000 000 000 000 000 000 000			00F8 00FA 00FC

CHAPTER 4

OPERATION

In this section, we will give you a description of how to generate the controller driver routine and how to route the console input or output through this card. Little more can be said since the rest of the operating procedures are determined by software you load use. We suggest that after you install the programs attach a copy of the unique operating instructions to this chapter of the manual. Should you opt to use the sample driver program instructions are provided to guide you in selecting some non-default parameters in real time.

#### 4.1 DRIVER GENERATION

The controller software has to be loaded into the computer before you can use it. Of course i f you installing ROMs on the card. the firmware is already there. But if you selected RAMs, they must be loaded every time you turn your computer on and want to use the interface. The following procedure is devised for floppy disks: if you use some other storage media, you will need to devise your own scheme.

The first chore is to get the software initially into controller memory. The firmware mini-assembler works nicely for this. See vour Red Book for details of how to use it. Assemble the driver directly into the interface memory. For instance, if the interface is in slot #1, use address \$C100 as the base address. After you have assembled your driver into memory, save a copy of it on disk. To do this, first move a copy down into the "lower 32". Your disk can load and save programs only from the lower 32K of Location \$A00 is a good spot for the copy. It won't interfere with the Integer BASIC or the Disk Operating System (DOS). This Monitor command performs the move nicely:

\*A00< 0100.C1FFM(cr)

Now transfer control over to >BASIC under the DOS. If the DOS is already in memory, just type in:

\*3D0G

Otherwise, do a disk boot:

\*6(ctrl P)(cr)

Finally, we are ready to save the driver on disk:

>BSAVE PAR1.0, A\$A00, L\$100(cr)

Your driver software is now saved on your disk, with a file name of PAR1.0 if you followed the above example. You are now ready to test out the driver and modify it as necessary until you are happy with its performance. Do not forget to save a copy after each modification. There is nothing more frustrating than to try to check a routine only to have it bomb out and erase itself in the process. After you are happy with it, save it for one last time. You are now ready to routinely use the driver.

#### 4.2 POWER-ON DRIVER LOADING

Two methods of loading the software from disk are outlined here. The first method uses direct commands, while the second does it under program control.

## 4.2.1 Direct Commands

To load the driver with direct commands, perform the following sequence:

1. Boot in the DOS:

\*6(ctrl P)(cr)

2. Read in the driver file:

>BLOAD PAR1.0(cr)

3. Return control to the monitor:

>CALL=155(cr)

4. Finally, upload the driver to the interface RAM. Assuming that the interface is in slot #2:

\*C200<A00.AFFM(cr)

4.2.2 Loading under program control

This alternate method combines steps 2 and 4 above into one automated step. A simple >BASIC program to perform this is:

10 INPUT "PARALLEL INTERFACE SLOT IS: ".S

20 IF S<1 OR S>7 THEN GOTO 10

30 DEST = -16384 + 256 \* S

40 PRINT "(ctrl D)BLOAD PAR1.0, A\$A00"

50 FOR 1 = 0 TO 255

60 POKE DEST + I, PEEK (2650 + I)

70 NEXT I

80 END

Assuming that this program has been saved on disk under the file name of PAR, all we have to do now is:

1. Boot in the DOS:

\*6(ctrl P)(cr)

2. Execute the PAR program:

>RUN PAR(cr)

3. Answer the question when it appears:

PARALLEL INTERFACE SLOT IS: ?2(cr)

The program is now loaded and ready to use.

#### 4.3 INPUT

The programs you install in the RAM/ROMs won't do any good unless control is passed to them for input or output. To do this, type in (n=the slot number):

IN#n (>or ] BASIC)

n(ctrl K) (Monitor)

Either of these commands will cause your computer to go to the installed input program on the card for all subsequent input to the computer. On the very first input, the PIA input side will be initialized if the driver program is, or is like, the standard drivers. Initializing the PIA input side doesn't alter the output side, even if the output function has already invoked. Be aware that invoking the IN#n command may cause the driver to reselect the default options for both input and output, unless these options are initialized after the input vs output initialization decision is made in the driver. The sample program, for instance, waits until after the decision is made before it initializes the character and line counters. In this way, the IN command has no affect on the counters.

#### 4.4 OUTPUT

To cause all console output to be controlled by the programs on the card, type in one of the following commands (n=the slot number):

PR#n (> or ] BASIC)
n(ctrl P) (Monitor)

All subsequent output from the computer will be routed to the interface's driver program. Again, be aware of possible re-selection of the default options.

#### 4.5 DEFAULT PARAMETERS

Several default parameters of the standard drivers can be changed after the IN#n or OUT#n (as appropriate) commands have been executed.

# 4.5.1 PIA operating mode

You can change the PIA settings by selecting the appropriate values as defined in Section III above and POKEing them into the following locations, depending on the effect wanted:

- -16256 + 16\*n (\$C080 + n) for DDR-A (The A command must be set for DDR access)
- -16255 + 16\*n (\$C081 + n) for A side command register
- \$-16254 + 16\*n (\$C082 + n) for DDR-B (The B command must be set for DDR access)
- -16253 + 16\*n (\$C083 + n) for B side command register

Remember, though, that any subsequent IN # n or OUT # n command will re-command the PIA to its default values for that side.

# 4.5.2 Lines Per Page

The standard drivers will automatically issue 12 line feeds after every 54 lines have been printed. To change the number of printed lines which trigger the automatic 12 line feeds, POKE the new maximum lines per page into location \$6F8 (1784d) + slot number. This number should be in the range of 1 < LPP < 127 or funny results will happen!

# 4.5.3 Characters Per Line

The sample driver will automatically initiate a carriage return, line feed sequence after every 80 characters have been printed. If you want some other number of characters per line, simply

POKE your value into location \$5F8 (1528d) + slot number. Make sure it is in the range 0 < CPL <= 255.

NOTE: Although the standard drivers will respond to >BASIC's TAB function, no attempt has been made to allow for the ]BASIC functions of HTAB or VTAB. There is not enough room in 256 bytes of memory to allow for this.

CHAPTER 5

TECHNICAL INFORMATION

SI7F:

 $5" \mid \times 2.75" \text{ h} \times 0.75" \text{ w} \text{ (max)}$ 

WFIGHT:

less than 5 oz.

SYSTEM INTERFACE:

Internal:

APPLE II

Peripheral slots 1 through 7

External:

Two 8-bit bi-directional parallel ports

Four handshake lines
TTL compatible Side A and B
CMOS drive capability Side A
All external lines via DB-25 connector

MEMORY:

ROM (Mask) PROM (Fuse Link) RAM (Static: two 2112's)

Size:

256 Bytes

Note: ROM/PROM Auto Powered Down

REQUIRED POWER: +5 volts DC


FEATURES:

Supports Daisy Chain Interrupts
with On-Board Arbitration Logic
Allows DMA Daisy Chain Pass-Through
Glass Epoxy (FR-4) PC Board
Gold Plated Connector Fingers
Solder Mask Both Sides of Board
Component Silkscreen

For details of other features, see a 6821 Data Sheet.


# TECHNICAL INFORMATION

#### 5.2 SCHEMATIC/LOGIC DIAGRAM



CCS 7720			(Assy 00000-7720A or B)				
#	QTY	REF	CCS PART #	DESCRIPTION			
1	3	C1-3	42034-21046	CAPACITOR, MONOLYTHIC			
2	1	P2	56004-02013	HEADER, DUAL 13 PIN			
3	2	Q1,2	36100-02907	TRANSISTOR, SI; PNP			
4	4	R1-4	40002-02215	TRANSISTOR, SI; PNP GENERAL PURPOSE, PN2907 RESISTOR, FIXED, COMP			
5	1	U1	31100-06821	RESISTOR, FIXED, COMP 220ohm, 1/4W, 10% IC, DIGITAL, MOS; 6821 PIA			
6	1	U4	30900-08304	IC, DIGITAL, TTL; 8304B OCTAL BUS DRVR/RCVR			
7	1	U5	30000-00009	IC, DIGITAL, TTL; 74LS09			
8	1	U6	30000-00136	OUÁD 2 IN AND (OČ) IC, DIGITAL, TTL; 74LS136			
9	1	U7	30000-00003	QUÁD 2 IN EX-OR (OC) IC, DIGITAL, TTL; 74LS03			
10	1	Z1	40930-72726	QUÁD 2 IN NÁND (ÓC) RESISTOR NETWORK, SIP			
11	3,	XU5-7	58102-00140	2.7K x 7 SOCKET, IC; LOW PROFILE 14-PIN DIP			
12	4	XU2,3	58102-00160	SOCKET, IC; LOW PROFILE 16-PIN DIP			
13	1	XU4	58102-00200	SOCKET, IC; LOW PROFILE 20-PIN DIP			
14	1	XU1	58102-00400	SOCKET, IC; LOW PROFILE 40-PIN DIP			
15	1	-	07720-00002	BOARD. PC			
16	2	U5,6	00000-7620A	PI-1, REV A ROM-PAK, 7720A STD ROM BAK, CENTRONICS			
-	1	or -	00000-7620B 00000-7325A	ROM-PAK, CENTRONICS CABLE ASSEMBLY, 9" DUAL 13 TO DB-25P			
_	1	-	89000-07720	MANUAL			


# TECHNICAL INFORMATION 5.4 PARTS BREAKDOWN



# 5.5 PARALLEL ECHOPLEX CONNECTOR

# PARALLEL ECHO-BACK CONNECTOR


The Parallel Echo-back Connector is a Loop-Back testing module in which a peripheral can "talk" with itself to determine proper functioning of the peripheral. This Parallel Echo-back Connector can be constructed using the information below. Hand shake functions may also be tested with this configuration.



TECHNICAL INFORMATION


5.6 APPLE II I/O CONNECTOR PINOUT

# TOP VIEW BACK OF APPLE MAIN BOARD



FRONT OF APPLE MAIN BOARD

# 5.7 BOARD DIMENSIONS



#### APPENDIX A

#### INTERFACING THE CENTRONICS PRINTER

This firmware is a printer driver only and cannot be made to input data from a keyboard or any other source.

The firmware counts lines and will default to 54 lines per page and 12 lines between pages. You may change the lines per page by poking to location 1656 + the slot number. After the board is initialized, the number of characters per line defaults to 80. You may change the number of characters by poking to location 1528 + the slot number. The line count itself is in 1400 + slot number and the character count is in 1912 + slot number.

To use the Centronics firmware, you will have to build a cable to connect the board and the printer. The table below shows the pinouts for the Centronics 779 printer. Note that the firmware outputs on the A side of the 7720 Parallel Interface card. CA2 is the data strobe and CA1 is the acknowledge. PA0-PA7 are the data lines.

Pin Connections for the Centronics printer

Signal	7720	7720	Centronics
	J2	DB-25P	Connector
CA2 CA1 PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 GND	16 15 23 24 21 22 19 20 17 18	21, 8 12 25 11 24 10 23 9 22	1 10 2 3 4 5 6 7 8 9 14 and 16

ENTRONICS DRIVER PROGRAM FOR THE CCS 7720 "B" ROM Version)	HIS PROGRAM IS AN OUTPUT DRIVER FOR THE PARALLEL NTERFACE CARD FOR USE WITH CENTRONICS PRINTERS.	54 line default 80 char/line default ASCII back space (for carry) ASCII line feed ASCII form feed ASCII carriage return forward space max char save location forward space max line save location fab column location of output driver vector random number seed location location of the PIA data port this is the PIA-A command port this is the PIA-A status port this is the PIA-A status port this is the PIA-A status port
	AM IS AN OUTPUT CARD FOR USE WIN	\$500 \$500 \$500 \$500 \$500 \$500 \$500 \$500
NTRONICS B" ROM V	IS PROGE TERFACE	S A F F F F F F F F F F F F F F F F F F
***	TZ F- ****	**  **  **  **  **  **  **  **  **  **
0000		

this is the PIA-B command port this is the PIA-B status port time killer rou'ine used to find the slot address	set v=1 clear the carry for output always skip the next instruction set the carry for input clear the v flag for 1/0 save the registers and status	disable interrupts put slot address on the stack but slot page number into Y save slot high address recover the output data (if any)	restore the stack pointer save the data in the stack top get the slot page number estab. X index
DATAB+1 CMDB \$FCA8 \$FFCB	\$0000 RETURN COM \$B0	RETURN \$100 X \$07F8	
COMMON COMMON	TATCONDUBBO TXHCEFCV-R TXAACOBCSHG	AAAXX-DAAA PPPSSSSHHX PPPSSSSHHX	XAAASA AYHXA AHBHB AHBHB
CMDB STATB WAIT WETURN **	* INIT OUTEP BCS INEP COM	3	
	2C CB FF 70 04 18 38 38 38 48 48	998 448 778 220 CB FF BC 00 01 68 68	8888 8888
000000	00000000000000000000000000000000000000		0015 00015 0020 0021 0021

<pre>; multiply by 16 to get the \$n0 ; index to access the PIA ; estab. Y index ; increment the random number seed</pre>	get the saved status codes		FIRST INPUT OR THE FIRST OUTPUT HE IN#N OR THE PR#N COMMANDS. INPUT OR OUTPUT IS WANTED, THEN CODE TO INITIALIZE THAT HALF OF	<pre>;clear the initialization flag ;normal output</pre>	N	set normal output entry point set defaults
A A A A A A A A A A A A A A A A A A A	RANDH	NITIALIZATION ROUTINE	E HANDLES THE ER INVOKING TH O SEE WHETHER APPROPRIATE C	OINIT	INITIALIZATION	#55 CSSWL FMAXCHR FMAXLX FMAXLX FPP, XX FPP, XX
MUKLLL NAAS MUKLLL MUKAN	PPP SPPP SPPP SPPP SPPP SPPP SPPP SPPP	TAL I ZAT	THIS CODE HEST AFTER HECKS TO STO THE AFTER PIA.	CLV BVC BCC	OUTPUT	S L L D A S L L D A S T
	СОМА		*****	<u> </u>	* * *	TINIO
00022 00023 00 00025 00 00026 00 00026 4E	42888 60888	3	22222222222222222222222222222222222222	0052 0052 B8 0053 50 02 0055 90 26	// 000 // // //	0037 0037 0038 0038 0038 0040 0040 0042 90 90 90 90 90 90 90 90 90 90 90 90 90

LDA #0 STA LNCNT,X STA CHCNT,X STA CHCNT,X STA CMDA,Y STA DATAA,Y LDA #\$5C STA CMDA,Y LDA #\$5C STA CMDA,Y STA CMDA,Y STA CMDA,Y STA CMDB,Y STA	* EXPECTS TO FIND THE DATA FOR OUTPUT ON THE TOP OF THE * STACK (WHERE THE COMMON CODE PUTS IT).	UT LDA CHCNT,X ;see if tab wa	BCS OUTA SPACE SPACE OUT TO THO THE PLA #SPACE SPACE OUT TO COLUMN SPACE COLUMN SPACE CHART SPACE CHAR	#FF save tab fla	LNCNT,X Gevelop # to end to en	LFA #FS CHCTI
00045 00045 00047 00047 00047 00047 00050	0050 0050 0050 0050		94490 98890			

test for other ctrl char skip ctr increment bump counter reset tab flag	•••••	••••	· 00 · 00 · 00	•••••	branch if tab branch if self-gen char	;resave char ; +see if line feed	<pre>; no, branch ; bump line count ; hranch if giort in progress</pre>	get the line count ; get for eject?	one form	do the eject see if backspace	;no, branch ;yes, adjust counter ;disallow negative count
				ಫ							
×	>_	`~	_>	>_			×	×	>	<	×
60 178 ICNT	TAA	A A S	ATA,	TAA,	<b>-</b>	NFD	CNT		<u> </u>	XS SPEC	ONT,
*OO	AQ \$	÷O≉	≉ΩΩ≉ •Σ⊩÷	Ď O A	97	7,	ALB SZZ	E L	O₩. □**.	"₩ ₩	999 999 999
PP-BAN PP-BEN PP-COD	STA	STA	STON AND AND	LDA LDA	BCC BVS	Y MA	SE SE	LDA	SBC	SBC	BNC BW-C BW-C
_											
HCT I			<u> 1</u>			ـــــا			FA	(0	
000			ō						二	BS	
90	00	00	88	00			04	04	5	2	90
60 03 B8	80	7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 2 2 2 2 2 3 3 3	828	80 01	8A	94 98 92	88 88 88	008	30 84 84	13 12 12
688 688 688 688 688	<del>2</del> 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	X0.5	2000 2000 2000	106 106 106 106 106 106 106 106 106 106	200	₩ 20	DO VE	289	8 8 8 8	200	30E 30E
00000000000000000000000000000000000000											
000000000000000000000000000000000000000											

DE RESTORES THE REGISTERS AND IT IS USED BY ALL OF THESE ROUTINES.	set the stack straight modify A register value in stack to ensure it is restored to right value restore registers	see if carr ret no, branch zero out counter and tab pointer make a line feed v=1 for self-gen c=1 for no tab always branch end of line vet? no, return yes, get a carret
THIS PART OF THE CODE RETURNS TO THE CALLER.	\$100,X	DONE: #6 AUTOCR CHCNT, X CHCNT, X CHCNT, X COUTD CHCNT, X CARRET SELF
AL COMMC THIS PAF URNS TO	A KAAXXXA LATANANA PATANANA PATANANANA	DEA-PASCHAAAECSAAX NRDAMDCE-DT-NBT-AAAACSAX NRDAMDCE-DT-NBT-AAAACSAAX
***** T T T T T T T T T T T T T T T T T	DONE DONE	CRA, MAKELF SELF AUTOCR
000000 000000 000000 444444	00000000000000000000000000000000000000	00000 85 24 00000 88 06 00000 85 24 00000 85 24 00000 38 06 00000 38 06 00000 30 00 00000 00 00000 30 00 000000 30 00 00000 30 00 000000 30 00 00000 30 00 00000 30 00 00000 30 00 00000 30 00 00000 3

#### APPENDIX B

#### LIMITED WARRANTY

California Computer Systems (CCS) warrants to the original purchaser of its products that

- (1) its CCS assembled and tested products will be free from materials defects for a period of one (1) year, and be free from defects of workmanship for a period of ninety (90) days; and
- (2) its kit products will be free from materials defects for a period of ninety (90) days.

The responsibility of CCS hereunder, and the sole and exclusive remedy of the original purchaser for a breach of any warranty hereunder, is limited to the correction or replacement by CCS at CCS's option, at CCS's service facility, of any product or part which has been returned to CCS and in which there is a defect covered by this warranty; provided, however, that in the case of CCS assembled and tested products, CCS will correct any defect in materials and workmanship free of charge if the product is returned to CCS within ninety (90) days of original purchase from CCS; and CCS will correct defects in materials in its products and restore the product to an operational status for a labor charge of \$25.00, provided that the product is returned to CCS within ninety (90) days in the case of kit products, or one (1) year in the case of CCS assembled and tested products. All such returned products shall be shipped prepaid and insured by original purchaser to:

Warranty Service Department California Computer Systems 250 Caribbean Drive Sunnyvale, California 94086 CCS shall have the right of final determination as to the existence and cause of a defect, and CCS shall have the sole right to decide whether the product should be repaired or replaced.

This warranty shall not apply to any product or any part thereof which has been subject to

- (1) accident, neglect, negligence, abuse
  or misuse;
- (2) any maintenance, overhaul, installation, storage, operation, or use, which is improper; or
- (3) any alteration, modification, or repair by anyone other than CCS or its authorized representative.

THIS WARRANTY IS EXPRESSLY IN LIEU OF ALL OTHER WARRANTIES EXPRESSED OR IMPLIED OR STATUTORY INCLUDING THE WARRANTIES OF DESIGN, OR INTENDED PURPOSE AND OF ALL OTHER OBLIGATIONS OR LIABILITIES OF CCS. To any extent that this warranty cannot exclude or disclaim implied warranties, such warranties are limited to the shorter time permitted by law.

CCS expressly disclaims any and all liability products sold in any and all applications not ccs, in writing. With respect to applications of ccs, the original purchaser acknowledges that he attaches, and their specifications and characteristics thereof. The original purchaser ocharacteristics thereof. The original purchaser representations of ccs as to the suitability of knowledge of the intended use of its products. The USE AND/OR OPERATION OF ITS PRODUCTS, AND INCIDENTAL OR COLLATERAL DAMAGES OR INJURY TO PERSONS OR PROPERTY.

CCS's obligations under this warranty are conditioned on the original purchaser's maintenance of explicit records which will accurately reflect operating conditions and

maintenance preformed on CCS's products and establish the nature of any unsatisfactory condition of CCS's products. CCS, at its request, shall be given access to such records for substantiating warranty claims. No action may be brought for breach of any express or implied warranty after one (1) year from the expiration of this express warranty's applicable warranty period. CCS assumes no liability for any events which may arise from the use of technical information on the application of its products supplied by CCS. CCS makes no warranty whatsoever in respect to accessories or parts not supplied by CCS, or to the extent that any defect is attributable to any part not supplied by CCS.

CCS neither assumes ner authorizes any person other than a duly authorized officer or representative to assume for CCS any other liability or extension or alteration of this warranty in connection with the sale or any shipment of CCS's products. Any such assumption of liability or modification of warranty must be in writing and signed by such duly authorized officer or representative to be enforceable. These warranties apply to the orginal purchaser only, and do not run to successors, assigns, or subsequent purchasers or owners; AS TO ALL PERSONS OR ENTITIES OTHER THAN THE ORIGINAL PURCHASER, CCS MAKES NO WARRANTIES WHATSOEVER, EXPRESS OR IMPLIED OR STATUTORY. The term "original purchaser" as used in this warranty shall be deemed to mean only that person to whom its product is originally sold by CCS.

Unless otherwise agreed, in writing, and except as may be necessary to comply with this warranty, CCS reserves the right to make changes in its products without any obligation to incorporate such changes in any product manufactured theretofore.

This warranty is limited to the terms stated herein. CCS disclaims all liability for incidental or consequential damages. Some states do not allow limitations on how long an implied warranty lasts and some do not allow the exclusion or limitation of incidental or consequential damages so the above limitations and exclusions may not apply to you. This warranty gives you specific legal rights, and you may also have other rights which vary from state to state.

